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Abstract. Eﬃcient programming of multimedia streaming applications
for Consumer Electronics (CE) devices is not trivial. As a solution for
this problem, we present SP@CE, a novel programming model designed
to balance the speciﬁc requirements of CE streaming applications with
the simplicity and eﬃciency of the Series-Parallel Contention (SPC) pro-
gramming model. To enable the use of SP@CE, we have designed a
framework that guides the programmer to design, evaluate, optimize
and execute the application on the target CE platform. To evaluate
the entire system, we have used SP@CE to implement a set of real-life
streaming applications and we present the results obtained by running
them on the Wasabi/SpaceCAKE architecture from Philips, a multi-
processor system-on-chip (MPSoC) CE platform. The experiments show
that SP@CE enables rapid application development, induces low over-
head, oﬀers high code reuse potential, and takes advantage of the inherent
application parallelism.
Keywords: streaming applications, consumer electronics, programming
models, SP@CE, component-based framework, MPSoC.
1 Introduction
Only a few years ago, the ﬁeld of consumer electronics (CE) was limited to televi-
sion, home hi-ﬁ, and home appliances. Nowadays, it has expanded to includemany
other modern electronics ﬁelds, ranging from mobile phones to car navigation sys-
tems, from house security devices to interactive information displays. These sys-
tems spend most of their resources on processing complex multimedia, including
video and sound playing, real-time animations, real-time information retrieval and
presentation. The applications have to process data streams (i.e., continuous and
virtually inﬁnite ﬂows of data), and they have to be able to run concurrently, to
react to user-generated events and to reconﬁgure themselves on-demand.
To meet the programming challenges of these applications, we present SP@CE,
a novel SPC-based programming model for streaming applications for multipro-
cessor CE devices. Besides the features inherited from SPC, like ease of pro-
gramming, explicit parallelism, and predictability, SP@CE oﬀers solutions for
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dealing with streaming and user-interaction, both essential to CE applications.
The SP@CE framework is a natural extension of the programming model, pro-
viding the user a productive tool for application design, performance evaluation,
optimization and execution.
The paper is structured as follows: Section 2 presents the speciﬁcs of stream-
ing applications and Section 3 discusses requirements identiﬁed as essential for
consumer electronics applications. Section 4 details the SP@CE programming
model, while Section 5 presents our experiments and their results. Section 6
discusses some related work, while Section 7 presents our conclusions and the
future work directions.
2 Streaming Applications
A streaming application is a data-intensive application that has to read, process,
and output streams of data [1,2]. Data streams, are continuous, virtually inﬁ-
nite ﬂows of data, with a given data rate. The elements of a data-stream are of
the same type, and they exhibit low reusability: an element is useful/used for
a limited (usually short) period of time and then discarded. The active window
of a data stream contains the elements required for the current processing. The
application processes data via its components (ﬁlters), which are, ideally, inde-
pendent entities, implemented such that they allow concurrent execution, which
facilitates the use of task-parallelism.
With respect to its data ﬂow, the application is executed as an implicit inﬁnite
loop, and we assume it to be synchronous. Each application iteration takes the
time needed for the active window of the application input stream to be pro-
cessed and written to the output stream. Depending on the ﬁlters organization
and/or parallelization, the application may process data at higher or lower rates.
The control ﬂow of the application allows (1) taking diﬀerent execution paths
based on conditionals, and (2) reshaping the component graph. The interaction
between the data ﬂow and the control ﬂow of the application must be speciﬁed
and formalized.
While an up-to-date “Streaming Programming” paradigm is not yet entirely
agreed upon - see the various deﬁnitions in [3,4,1], the consumer electronics
industry demands dedicated, more productive and more eﬃcient tools for such
applications. The SP@CE framework is a possible answer to these demands.
3 Consumer Electronics Platforms
An essential requirement for consumer electronics software is to be reactive, i.e.,
to be able to respond and manage user interaction. Thus, besides streaming, CE
applications must feature event awareness and handling, dynamic reconﬁgurabil-
ity and performance predictability. This section provides insights on these three
speciﬁc aspects. To exemplify the concepts, we use a TV-like picture-in-picture
(PiP) environment, where the user can dynamically control the number of pic-
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tures on display (show/remove a picture), as well as their positioning (move the
picture on the screen).
Dynamic application reconﬁgurability is the ability of the system to modify
the graph of a running application without completely stopping and restarting
it. For example, if the user decides to add a new picture in the PiP environment,
the new image should not aﬀect the displaying of the previously visible pictures.
At the implementation level, dynamic reconﬁgurability translates into the ability
of the application to reconﬁgure itself transparently to the user. Typically, such
a reconﬁguration implies application graph restructuring by nodes and/or edges
addition or removal. Furthermore, reconﬁgurability requires a dynamic resource
scheduler, able to map the new application graph on the existing resources on-
the-ﬂy.
Event awareness and handling refer to the ability of an application to de-
tect user requests and respond accordingly. In the PiP environment, if the user
pushes a button to add an extra picture, an external event for the application is
generated. This event can interrupt the current processing at a suitable moment
(event awareness) and the application reconﬁgures according to the generated
event (event handling). At the implementation level, event awareness requires
the application control ﬂow to be able to receive and adapt to external com-
mands, while event handling imposes the application to determine and execute
the appropriate action in a timely manner (i.e., not necessarily instantly, but
within the limits of user non-observability).
Performance predictability is a characteristic of the application that allows
for performance evaluation without complete simulation or execution. In the
case of CE applications, performance prediction is used to evaluate if the soft
real-time deadlines, typically imposed by user satisfaction, are met. Guided by
the performance predictions, the user may take the appropriate decisions for
optimizing the parallelization or resource allocation strategies. In other words,
performance prediction enables a broad design space exploration for application
parallelization and mapping. In the PiP example, assume 3 active pictures and
4 processors available. There are two possible solutions for resource mapping:
(1) decode each frame on one processor, and let the fourth processor make the
assembly and display, or (2) make each processor compute one quarter of each
active picture and display its part. The performance prediction mechanism has
to decide, for each of these implementations, if they meet the deadline imposed
by the required frame rate.
4 SP@CE
This section describes the design of the novel programming model SP@CE, and it
brieﬂy presents the early prototype implementation of its subsequent framework.
4.1 The SPC Programming Model
SPC is a programming model that imposes speciﬁc restrictions on the depen-
dency graph of an application in order to achieve analyzable performance. SPC
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Fig. 1. An SP code snippet and its corresponding graph
expresses parallel computations in terms of processes and resources. The “SP”
preﬁx stands for series-parallel and it suggests that the application must be
expressed in terms of an SP structured computation, which constraints the
condition synchronization patterns to only SP graphs1 [5].The suﬃx “C” in SPC
stands for contention and it refers to the use of resource contention to express
mutual exclusion and, as a consequence, to describe scheduling constraints [6].
Despite these apparent expressivity limitations, it has been proved that SPC
can capture the essential parallelism of an application. The loss in performance
when remodeling a non-SP application to its best SP equivalent is typically
bounded to few percents [7].
From the user point of view, SPC can be seen as a coordination paradigm
that speciﬁes the synchronization model of the application. Programming in
SPC loosely refers to (1) expressing data computation as processes, (2) applying
compositions between these processes, and (3) expressing mutual exclusion be-
tween processes in terms of resource contention (when required). Processes are
usually expressed in a familiar sequential language, like C. Composition operators
between processes allow sequential composition and loops, parallel composition
and loops, with fork/join semantics, and conditionals. Figure 1 presents an
example that illustrates the usage of these operators.
While the processes are implemented to exploit the unbounded parallelism
of the problem, resources are introduced as limitations of the actual parallelism
of the system. The mutual exclusion provided by SPC is based on resource
contention: two processes are in contention if they require the same resource to
execute. For example: process(i) -> channelA speciﬁes that all process(i)’s
must use the resource channelA mutually exclusive. To solve the contention,
processes are dynamically scheduled with a user-speciﬁed scheduling policy (like
FCFS, for example). Please note that resources are universal in SPC: they can be
either logical (critical sections in the program) or physical (processing units), to
allow for a generic approach. And although resources in SPC are only meant as
synchronization providers, they can be further used to facilitate the application
mapping on real hardware resources.
We have chosen SPC as the basis of our SP@CE model because of three main
characteristics: ease of programming, unbounded parallelism, and analyzability.
1 Another common name for SP programming is nested-parallel programming.
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We argue that SP is a natural way of reasoning about parallel applications [8],
while resource contention for synchronization avoids the typical hard-to-detect
synchronization errors. Furthermore, it allows for data and task parallelism com-
binations. In its SP form, an application exploits the unbounded parallelism of
the problem, without being constrained by any resource mappings transition
from its abstract resources to the real hardware resources. Finally, performance
prediction is based on estimating the application critical path augmented with
the contention serialization penalties.
4.2 The Novel SP@CE Programming Model
The SP@CE model coherently extends the SPC model with the addition of data
streams, event awareness and reconﬁgurability capabilities. The main features
that make SP@CE suitable and eﬃcient for programming streaming multimedia
applications for CE platforms are:
• Construct the application graph in an SP form, which provides (among oth-
ers) performance predictability
• Model data streaming by providing data streams as a predeﬁned data type
• Facilitate component-based design to simplify code reuse and to rise the level
of abstraction
• Combine data and control ﬂow in a coherent model
• Use a synchronous execution model, which allows synchronization points to
be used for reconﬁguration
• Allow dynamic reconﬁgurability of the application graph, by designing stan-
dard component interfaces that allow runtime plug-and-play capabilities
• Provide event awareness and handling
Building the data ﬂow. To deﬁne the data ﬂow of an application, the user has
to specify the components of the application (i.e., the nodes of the graph) and
their interconnections (i.e., the streams thatmake the graph edges). To completely
specify a component, one has to deﬁne (1) its data ports (type and direction), (2)
its event ports, and (3) its functionality (typically using a “classical” program-
ming language, like C). Data dependencies between the components are speciﬁed
by connecting compatible data ports, while even awareness is speciﬁed by connect-
ing the components even ports (input only) with the centralized event manager.
Building the control ﬂow. We divide the application control ﬂow into three sub-
categories: (1) internal control ﬂow, i.e., inside the components, (2) border con-
trol ﬂow, i.e., conditionals inside a process that aﬀect its streaming behavior, and
(3) external control ﬂow, i.e., application events, either self- or user-generated.
Internal control ﬂow is naturally managed by the components implementation
language (in our case, C), as it is part of the processing. Because border control
ﬂow may inﬂuence the streaming behavior of the application, an additional con-
straint has to be imposed here: to preserve the ﬁxed data rate for the streams
(i.e., the number of consumed items should be the same in every iteration), the
programmer should deﬁne a “null-action” for each stream whose data rate may
be aﬀected by a border conditional. Finally, because external control has to be
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Fig. 2. The SP@CE framework components and their interaction
processed at the level of the entire application, SP@CE uses a global event man-
ager to gather events and propagate them to the application components. The
event manager is implemented as a ﬁnite state machine (FSM) which has the
possible events as inputs, and the generated events as outputs. The user’s task
is to decide the logic of the FSM, and to correctly connect its outputs (i.e., the
generated commands) to the event ports of the components. The FSM is evalu-
ated at the end of each application iteration, allowing event handling in a timely
manner, and with very little interruptions in the data ﬂow.
Reconﬁguration. Reconﬁguration in SP@CE is supported by declaring reconﬁg-
urable subgraphs. These subgraphs contain optional parts that can be enabled
or disabled as needed. Reconﬁguration can only occur at special synchronization
points, when the whole subgraph is idle, e.g., at the start or at the end of the
subgraph iteration. By restricting reconﬁguration to subgraphs, other parts of
the application can continue execution without being interrupted.
Reconﬁguration typically implies addition and/or removal or components and
streams. As an application is initialized with all the classes of required com-
ponents (although only some of these are actually instantiated for the initial
structure of the application), adding a component requires a simple instantia-
tion of the required component class and the stream interconnections. Similarly,
removing a component means removing its instance from the enabled graph.
4.3 The SP@CE Framework
To provide the user with all the means for implementing applications in SP@CE,
we have designed the SP@CE framework, presented in Figure 2. Top-down, the
layers are: the front-end layer, i.e., the user interface, the intermediate represen-
tation layer, and the dual-path execution layer, instrumented by PAM-SoC [9]
for performance prediction and Hinch[10] for application execution on the target
platform.
Front end. The front end is the main user interface with SP@CE, allowing users
to draw the application graph, interconnecting functional components with the
corresponding data streams. To simplify the task of constructing the application
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Fig. 3. Predeﬁned compositions in SP@CE (similarly shaded bubbles execute the same
code): (a) sequential, (b) parallel, (c) pipeline, (d) branch
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Fig. 4. Supported non-SP compositions in SP@CE: (a)neighbor synchronization,
(b)macropipeline, (c)fork-join/broadcast-reduction and (d)paired synchronization
graph, the graphical user interface provides a few predeﬁned SP-compliant con-
structs (see Figure 3): sequential and sequential loop, parallel and parallel loop,
(with barrier semantics), pipeline and branch.
To further extend he capabilities of the framework, we plan to support
several well-known non-SP data-parallel computation structures, like neighbor
synchronization, macropipeline, fork-join/broadcast-reduction and paired syn-
chronization, presented in Figure 4. These structures can be automatically trans-
formed into their SP equivalents with little overhead [6]. The transformation can
be performed during the conversion from the graphical interface to the intermedi-
ate representation, but the eﬀort of supporting these complex structures requires
further analysis into their real usage (if any) in streaming applications.
SPC-XML. A ﬁrst precompilation step converts this graphical representation
into an SPC representation, for which we have chosen an existing language,
namely SPC-XML [11]. The generated SPC-XML speciﬁcation represents the
high level structure of the application, i.e., an XML form of the drawn applica-
tion graph, fully SPC compliant. The components code and interface details are
simply propagated in SPC-XML. Thus, the ﬁnal SPC-XML representation of
an application speciﬁes both functionality and coordination. It contains enough
information to generate, by direct transformations, both the application code
and the application model needed for the performance prediction module.
Hinch. The application execution is supported by Hinch [10], a runtime system
that takes care of load balancing the application over the available computation
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nodes, provides streaming communication primitives to the components, and
supports dynamic reconﬁguration.
Hinch components have to be a one-to-one representation of the SP@CE com-
ponents. To preserve this identity, several implementation decisions have been
made:
• All components adhere to a single interface, which provides an abstraction of
the component to Hinch. In this way, connecting and executing are addressed
similarly for all component instances.
• Components can be recursively grouped, allowing hierarchical compositions
• Component reuse is enabled by allowing multiple instances of a component
to be active
• Components can be parametrized to accommodate diﬀerent stream sizes, or,
if given functions as parameters, to act as skeletons for sets of functions.
In Hinch, the application is built by grouping components recursively. The ap-
plication model is a dataﬂow process network [12], in which the components
are the actors. The application is run by executing iterations of the dataﬂow
graph. In each iteration, each actor is ﬁred one or several times, depending on
the application data rates. One ﬁring corresponds to running one iteration of
the component. For example, in a video processing application, one iteration of
a component may consist of processing one image frame from the video stream.
A graph iteration begins by scheduling the initial component(s). The other
components are scheduled as soon as their predecessors in the dataﬂow graph
have ﬁnished. Given that SP@CE supports iteration pipelining, multiple iter-
ations can be active concurrently, which requires components to be aware of
this and provide the necessary locking of their internal data structures to avoid
race conditions. Although Hinch has no restriction on the shape of the dataﬂow
graph, the graph will generally be SP-compliant, as it is generated from the
high-level SP representation of the application.
PAM-SoC. PAM-SoC is based on the Pamela methodology[13], a static perfor-
mance prediction methodology for general purpose parallel platforms (GPPPs).
The Pamela toolchain facilitates symbolic cost modeling. It features a modeling
language, a compiler, and a performance analysis technique that enables Pamela
models to be compiled into symbolic performance models. The prediction trades
accuracy for the lowest possible solution complexity. In this symbolic cost mod-
eling, SP-compliant parallel programs are mapped into explicit, algebraic per-
formance expressions in terms of program parameters (e.g., problem size), and
machine parameters (e.g., number of processors). Instead of being simulated, the
model is automatically compiled into a symbolic cost model, that can be further
compiled into a time-domain cost model and, ﬁnally, evaluated into a time
estimate.
In order to address the speciﬁcs of embedded multi-core hardware platforms,
we have developed PAM-SoC, a toolchain that includes, beside Pamela, new
techniques for machine modeling and dedicated tools for gathering memory be-
havior statistics [9]. To predict the performance of an application, PAM-SoC
couples the application model with the target machine model, computing an
average execution time of the application on the target architecture. Both mod-
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els are written in the Pamela modeling language, a process-oriented language
designed to capture concurrency and timing behavior of parallel systems [14].
The role of PAM-SoC in the SP@CE framework is to predict the performance
of the application in a form that can be used as feedback for the application
design. PAM-SoC is able to (1) estimate the average execution time of a given
application and (2) identify the potential resources that generate bottlenecks.
Given these information, the user should be able to tune the application design
and/or implementation to alleviate the bottlenecks and bring the execution time
within the required limits.
5 Experiments
In this section, we present our initial results with the SP@CE prototype. We fo-
cus mainly on the expressiveness issues, discussing the way streaming consumer
electronics applications can be programmed. We ﬁrst describe the experimental
setup, followed by the applications used in the experiments and the results. In
this paper, we focus on evaluating (1) the overhead of the SP@CE framework
by comparing functionally equivalent applications, developed with and without
the SP@CE framework, and (2) the performance of the SP@CE applications
when running in parallel. More speciﬁc details about the runtime system imple-
mentation and behaviour in terms of performance, reconﬁgurability lantecy and
reconﬁguration overhead are presented in [10].
5.1 Experimental Setup
All experiments are performed using the SpaceCake architecture[15], provided
by Philips. This architecture has multiple identical processing tiles that commu-
nicate using distributed memory. Each tile is a shared memory multiprocessor on
chip, called Wasabi. Wasabi contains a general purpose processor core, multiple
TriMedia DSP cores, and specialized hardware to speedup speciﬁc operations.
Per tile, each core has its own L1 cache, while the L2 cache is shared between
all cores.
Since SpaceCake hardware is not available, all experiments are run using
Wasabi’s cycle accurate simulator, provided by Philips, which simulates a single
tile with multiple TriMedia cores.
In all the experiments, we measure and compare the relative performance
of the main computational part of the applications. To avoid distorting the re-
sults with the overhead introduced by the simulation I/O mechanisms, the input
ﬁle(s) are fully read at initialization, and the ﬁnal output results are discarded.
The SP@CE component architecture simpliﬁes the transition from these testing
prototypes to real applications, as these “dummy” input and output components
may be easily replaced with functional ones.
5.2 Applications
Motion JPEG. The ﬁrst application we evaluated is a Motion-JPEG decoder
(MJPEG). It takes a ﬁle with 50 concatenated 1280x720 jpeg coded images as
input and decodes these into planar Y, U and V buﬀers. As shown in Figure 6,
this application consists of three main components:
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1. MJPEG input. This is a simple component that splits the mjpeg ﬁle into
separate jpeg ﬁles. It supplies the next component with a jpeg ﬁle in each
application iteration.
2. JPEG bit stream decoder. This component decodes the jpeg ﬁle into Discrete
Cosine Transformed (DCT) blocks for each color component in the image.
This includes: jpeg header decoding, Huﬀman decompression, and inverse-
zigzag coding.
The component can either run in a pipeline fashion, decoding multiple
jpeg images concurrently, or it can run in a sliced mode, decoding one jpeg
image split up into slices (i.e., adjacent sets of lines). In the sliced mode,
the data processing in the bit stream decoder is fully sequential (slice after
slice), but the model allows the next component to start running as soon as
the ﬁrst image slice is available. In the non-sliced mode, the next component
can be run when all DCT blocks are decoded, but the following image is
already in the pipeline. The estimates given by PAM-SoC, conﬁrmed by
real measurements, have indicated that the non-sliced mode performs better.
Thus, guided by the SP@CE integrated tools, we have taken the appropriate
design decisions and used the non-sliced version.
3. JPEG DCT decoder. This component generates pixel data from the input
DCT blocks by performing an inverse discrete cosine transform (IDCT) fol-
lowed by shift and bound operations. There is one DCT decoder for each
color component in the image. Since there is no data dependency between the
DCT blocks, data parallelism can be exploited by decoding multiple image
slices simultaneously.
Picture-in-Picture. The second application we have evaluated is Picture-in-
Picture (PiP). The application combines 96 images from multiple uncompressed
720x576 image streams into a single image stream by scaling down image streams
and blending these into the main (background) image stream. We have four
versions of the PiP application (PiP-0 to PiP-3), with 0, 1, 2, and 3 pictures-in-
picture, respectively.
The components and data streams in the PiP application are shown in
Figure 5(a). The downscale and blend components are run using data-parallelism.
The full arrows in the ﬁgure correspond to luminance (Y) and packed chromi-
nance (UV) streams. As the original graph is non-SP, we have converted it to
its SP form by introducing a new synchronization point before the blender com-
ponents. The resulting application graph is shown in Figure 5(b)2.
This procedure shows how a non-SP graph is redesigned as SP. Although the
SP version presents more dependences and the two blend components may have
to wait for both luminance and chrominance streams downscaling, the inherent
load-balance of the downscaling process alleviates performance penalties. Other
forms of SP-graphs could be selected for applications with similar structure but
diﬀerent load-balance conditions. The SP@CE prediction tool shows which gives
the best performance.
2 For clarity, the graphs only show the dependencies between the components, and
not all individual streams. Each dependency corresponds to a luminance stream
(Y), chrominance stream (UV), or both (YUV).
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Fig. 5. Picture-in-Picture application graph: (a)Non-SP, (b)SP-compliant
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Fig. 7. Combined Motion JPEG/Picture-In-Picture application
Motion JPEG + Picture-in-Picture. We have also created an application
(JPiP) by adjusting PiP to use components from MJPEG as input components,
instead of the standard input components. The application combines 16 images
from multiple jpeg-compressed 1280x720 image streams into a single 1280x720
image stream. Similarly to PiP, we have four versions JPiP (JPiP-0 to JPiP-3),
with 0, 1, 2, and 3 pictures-in-picture, respectively.
The structure of JPiP, with one picture-in-picture, is shown in Figure 7. Be-
ing a combination of PiP and MJPEG, JPiP has three downscaling components
for each picture-in-picture and three blenders, instead of two. To reduce syn-
chronization overhead, the data-parallel components from both applications are
grouped together.
The JPiP application is also a good example of the usability of SP@CE. With-
out SP@CE, it would have taken quite some eﬀort to build a JPiP equivalent,
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as all communication and scheduling have to be programmed manually. Further
more, code re-use would have been hindered: even though equivalents of MJPEG
and PiP are available, various parts of these applications have to be adjusted
to ﬁt the new communication and scheduling patterns. With SP@CE, the only
thing that had to be done was initializing and connecting existing components.
Code reuse is practically optimal, as the components themselves needed no mod-
iﬁcations at all.
5.3 Sequential Overhead
To estimate the SP@CE model overhead, we have compared the execution time
of the SP@CE versions of PiP and MJPEG against their reference implementa-
tions. These reference implementations are sequential. Figure 8 shows the exe-
cution times of the non-SP@CE implementations, compared to a sequential and
a parallel SP@CE version. SP@CE adds a small overhead (within 10%), due
to its component-based structure. However, exactly due to its parameterized
component-based structure, it allows for the same application to be executed
in parallel. Given the much better execution time of the parallel version, we
consider the sequential overhead not signiﬁcant.
The overhead in the (sequential) SP@CE PiP applications is due to the fact
that the blender is a separate component, while it is integrated in the downscaler
in the non-SP@CE version. Proﬁling information shows that down scaling the im-
age takes an almost equal amount of cycles for both versions. The diﬀerence lies
in the amount of data copies, which is larger with a separate blender. However,
we expect redundant buﬀering introduced by the SP structured form of compo-
nent composition to be easily detected and eliminated by an optimization stage.
The non-SP@CE version of MJPEG decodes the DCT blocks as soon as they
are decoded from the bit stream. It is 14% faster than the sequential SP@CE
version. Proﬁling information shows that half the diﬀerence is due to commu-
nication overhead of the DCT buﬀers. Buﬀering DCT data causes data cache
misses, both at the writing side (bit stream decoder) and the reading side (DCT
decoder). The other half of the diﬀerence is added by the SP@CE model, due
to some ineﬃciencies in data management and some code redundancies, mostly
derived from generalization and support for parallelism. Better optimization in
the SP@CE-generated code may alleviate them. The runtime system (Hinch)
does not add signiﬁcant overhead.
5.4 Parallel Performance
Figure 9 shows the speedup of the SP@CE applications when run on multiple
TriMedia nodes. Because reference parallel implementations of the used bench-
marks are not (publicly) available, we compare the parallel performance against
the sequential SP@CE versions. PiP-0 does not exhibit much speedup because it
is a trivial application that merely copies its input to its output. It is limited by
memory bandwidth, not by processing power. The eﬃciency of PiP-1 decreases
beyond seven nodes because there is no more parallelism to exploit. PiP-2 and
PiP-3 do not suﬀer from this problem and show eﬃciencies of above 98% at nine
nodes. The speedup for MJPEG does not increase much when it is run at more
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than four nodes. Beyond this point, the added compute power is hardly used
because there is only little additional parallelism to exploit.
The performance of JPiP-0 resembles that of MJPEG since these applications
are highly identical: the main diﬀerences are the blender components, which
are only present in JPiP. Like in PiP-0, the blend components in JPiP-0 do
nothing but copying their single input to their output. Proﬁling information
shows that less than two percent of all computation in JPiP-0 is spent in the
blend components. In JPiP-1, JPiP-2, and JPiP-3 there is an abundance of
parallelism to exploit. These applications therefore achieve good speedup ﬁgures,
e.g., JPiP-3 has an eﬃciency of 96 % at 9 nodes.
To summarize, the results of the experiments presented in this section pro-
vide evidence that the SP@CE model is a suitable option for implementing
predictable parallel streaming applications. Furthermore, while the model and
its framework do not induce high overheads, they provide good performance in
terms of applications speed-ups.
6 Related Work
We relate our work with diﬀerent types of solutions - languages, design frame-
works, and models - for programming streaming applications. For a reference
survey on the origins and developments of streaming programming languages,
we relate the reader to [1]. The survey presents reference languages like Lucid,
LUSTRE, ESTEREL, and many others, until the mid-90’s. Our data-ﬂow ap-
proach on streaming, together with the representation of streams by their tempo-
ral instances largely follows the Lucid approach [16]. The model of synchronizing
the application by iteration is similar to the approach of synchronous languages
presented by [17] for LUSTRE and [18] for ESTEREL. However, none of these
languages take into consideration issues like parallelization or reconﬁguration,
while events are only marginally discussed.
The most inﬂuential “modern” streaming language is StreamIt [19], which
also expresses an application as a hierarchical graph of ﬁlters connected by
streams. To insure correct composition of the ﬁlters, only a small number of
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composition operators are permitted. Components functionality is developed in
C and/or Java, allowing code reusability and making the language reasonably
user-friendly. However, StreamIt solutions for dealing with reconﬁguration and
events are cumbersome and limited compared to our approach. Finally, while
StreamIt is elegantly exploiting task parallelism, data parallelism is only par-
tially supported. Compared to the lower-level model of languages like Brook
[3] or Stream-C/Kernel-C [20], our component-based model raises the level of
abstraction, being easier to use for both design and implementation.
Nizza is a framework proposed in [21] as a methodology for developing multi-
media streaming applications. Similar to our framework, Nizza uses a data-ﬂow
model, and it proposes a complete design-to-implementation ﬂow, but it lacks
a generic concept of events and reconﬁguration is not entirely dynamic (it re-
quires a restart of the framework). Also, as Nizza targets desktop applications,
no performance feedback loop is included.
TStreams [4] is an abstract, dedicated model for parallel streaming applica-
tions, based on the same explicit parallelism approach as SP@CE. It remains
to be seen if the model implementation is able to preserve these features. The
Space-Time Memory abstraction (STM) [22] is a model with a diﬀerent look
on streams: an application is a collection of streams that need processing, so
threads can attach them, process, and detach from them as required. The system
is dynamic, natively reconﬁgurable and time-synchronous, being able to exploit
both task and data parallelism. Again, the major drawback is in the model im-
plementation that preserves these properties and remains programmer-friendly.
Although SP@CE’s model is simpler, it allows for a user-friendly implementation
that oﬀers a good compromise between the abstraction level and usability.
Kahn Process Networks (KPN) [23] are a popular streaming model for the
embedded systems industry, because they are determinate and compositional.
However, KPNs have no global state, and they are not reactive to external
events. Models like Context Aware Process Networks model (CAPN) [24] and
Reactive Process Networks (RPN) [25] alleviate this problems by extending KPN
with global state and event awareness, but they sacriﬁce its determinate prop-
erty. As a result, they are not predictable. These models do not tackle dynamic
reconﬁguration and do not include data parallelism facilities, which are both
strong points of SP@CE.
Data-ﬂow models are extensively used for expressing streaming applications
[12,26]. SP@CE follows a similar graph-of-tasks approach as these models, and it
is similar, in its synchronous approach, with the Synchronous Data-Flow [27,28]
model. Still, most data-ﬂow models implementations do not tackle dynamic re-
conﬁguration (with an exception in the Parameterized Data Flow model [29])
and do not include data parallelism features. Furthermore, note that an impor-
tant advantage of SP@CE over generic data-ﬂow models is predictability and
analyzability.
7 Conclusions and Future Work
We have presented SP@CE, a new programming model for streaming applica-
tions for MPSoC Consumer Electronics platforms. One of the main contributions
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of this work is the analysis of the speciﬁc requirements for streaming applications
running on consumer electronics platforms. We believe that we have identiﬁed
and listed all the properties that must be provided by a dedicated programming
model aiming to increase programming correctness, eﬃciency and productivity.
A further step was the SP@CE programming model itself, as an extension of the
SPC model that embeds all the aforementioned properties
To prove the usability of SP@CE, we have designed a three-layer framework
that assists the programmer in the design-to-execution ﬂow of a streaming ap-
plication. The SP@CE framework includes an user-friendly front-end, an XML-
based intermediate representation, a runtime system and a performance feedback
loop. A prototype of this framework has been used to experiment with several
real streaming applications on a given multiprocessor CE platform. We have pre-
sented the results of these experiments, which prove that SP@CE’s component-
based approach provides good performance numbers, low overhead and nearly
optimal code reuse.
For future work, on short term, our main target is to further validate the
results by implementing more applications and more CE platforms. Further, we
aim to make several enhancements of the framework prototype, including a com-
plete graphical implementation of the front-end, more aggressive optimization
engines for both SPC-XML and Hinch, and fully static performance prediction
with PAM-SoC.
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